FOLDING MEMORY SHARED PROCESSOR ARRAY (FMSPA) ARCHITECTURE FOR CHANNEL ESTIMATION OF DOWNLINK OFDMA IEEE 802.16E SYSTEM

Widyatama Repository

FOLDING MEMORY SHARED PROCESSOR ARRAY (FMSPA) ARCHITECTURE FOR CHANNEL ESTIMATION OF DOWNLINK OFDMA IEEE 802.16E SYSTEM

Show full item record

Title: FOLDING MEMORY SHARED PROCESSOR ARRAY (FMSPA) ARCHITECTURE FOR CHANNEL ESTIMATION OF DOWNLINK OFDMA IEEE 802.16E SYSTEM
Author: Galih, Savitri; Adiono, Trio; Iskandar
Abstract: Abstract—The implementation of complex signal processing algorithms are required to achieve robust transmission, whereas mobile wireless application require low power dissipation. This paper describes an algorithm and a corresponding hardware architecture for the implementation of OFDMA 802.16e channel estimation. The advantage of the proposed architecture are low power and efficient resource utilization since we use iterative memory shared architecture that exploits reutilization of the processor elements and memory units. The higher data access scheme is utilized by scheduled memory sharing with common bus. Furthermore, we increase parallel efficiency by folding the architecture to reduce the number of processor elements.
URI: http://repository.widyatama.ac.id/xmlui/handle/123456789/1787
Date: 2011-04-04


Files in this item

Files Size Format View Description
Folding Memory Shared Processor Array 311.7Kb PDF View/Open Folding Memory Shared Processor Array

This item appears in the following Collection(s)

Show full item record